

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B




FIG. 6




FIG. 7






FIG. 8








**FIG. 10**

	(CHARGING)		1048mA	
PRIOR ART	AC	DC	(SUBTHRESHOLD) 973	
	75	WORD DRIVER 695	DECODER 209	69
		109	DRIVE CIRCUIT VT = -0.12V (5μm, 10nA), S=97mV/dec., T=75°C Leff=0.15μm, Tox=4nm, VCH=1.75V, Vcc=1V CYCLE TIME : 180ns REFRESH CYCLE COUNT : 128K CHIP SIZE : 23mm x 45mm TOTAL DATA LINE CAPACITANCE CHARGING AND DISCHARGING PER CYCLE : 17 nF	
THIS INVENTION	75	34		

# FIG. II






FIG. 13




FIG. 14




FIG. 15







FIG. 16A



# FIG. 16B




# FIG. 17





# FIG. 18A



# FIG. 18B




FIG. 19




FIG. 20






FIG. 21



**FIG. 22A**  
*PRIOR ART*



**FIG. 22B**  
*PRIOR ART*





FIG. 23  
PRIOR ART



**FIG. 24**  
PRIOR ART






FIG. 25

